Monthly Archives: September 2012

Some great analysis on SSD wear leveling and power consumption

Some great analysis by Cullen Logan at Amazon.com appeared on LinkedIn over the weekend in response to my post “Are Enterprise SSDs a “bad” idea? Four tips and counter-tips for your consideration”: “To put some raw data out there, consider … Continue reading

Posted in NAND, SSD | Tagged , , , , , | Leave a comment

The Economist covers PCM – must be something real

I was surprised to see an article about phase-change memory (PCM) appear early this month in the well-respected British magazine The Economist. “Altered states” provides a good, basic introduction to PCM.

Posted in PCM | Tagged , , | Leave a comment

Add OCZ to the growing list of SSD vendors differentiating their drives with a proprietary controller

SSD vendor OCZ has been showing its new top-of-the-line Vector 2.5-inch SSD at this week’s Intel Developers Forum in San Francisco. During a conference call with analysts, OCZ CEO Ryan Peterson reportedly discussed the controller in the new SSD. It’s … Continue reading

Posted in Uncategorized | Leave a comment

IDT announces DDR4 register chip for DDR4 registered DIMMs and 3D die stacks

IDT has announced a small but essential component for the development of advanced DDR4 DIMMs: the 4RCD0124 DDR4 register. A device of this type is required for building DDR4 DIMMs to provide registered buffering. In addition, the 4RCD0124 DDR4 register … Continue reading

Posted in DDR4, SDRAM | Tagged , | Leave a comment

Western Digital sampling 5mm, 2.5-inch, 500Gbyte hybrid HDD with NAND Flash

Western Digital just started shipping 7mm, 2.5-inch HDDs earlier this year and has now announced that it is sampling a 5mm, 2.5-inch, 500Gbyte hybrid HDD with integrated NAND Flash caching. The drive will be showcased during Western Digital’s Investor Day … Continue reading

Posted in Flash, HDD, SSD | Tagged , , , , , | Leave a comment

Will the Apple iPhone 5 use PCM?

An investment site called Seeking Alpha has published a bit of strange forensic research that leads it to claim that the Apple iPhone 5 that will be announced tomorrow employs phase-change memory (PCM). What clue led to this conclusion? It … Continue reading

Posted in PCM | Tagged , , , | Leave a comment

IBM gets patent for hi-temp PCM (phase-change memory) cell structure

Tom’s Hardware is reporting that IBM recently obtained a patent on specially formulated phase-change memory (PCM) that will operate above 150°C. This is a significant achievement because PCM has a problem with ambient thermal annealing. If the chip temperature goes … Continue reading

Posted in PCM, Storage | Tagged , , | Leave a comment

Future Memory: The MemCon Panel. What comes after NAND Flash and DRAM?

Just announced, there’s a pre-lunch panel at MemCon covering future memories. There are several new memory technologies that would usurp the thrones from DRAM and NAND Flash memory. Will any succeed? Come and hear the panel to find out. Jim … Continue reading

Posted in DRAM, Flash, MRAM, NAND | Tagged , , , | Leave a comment

Using SSD controller technology as a differentiator: Kingston adds another data point with SSDNow Enterprise-class drives

Memory and SSD vendor Kingston Technology has just announced enterprise-class SSDs called the SSDNow E100 in capacities of 100, 200, and 400 Gbytes. What I find interesting about this announcement are the emphasis on endurance and reliability (“10x improvements … … Continue reading

Posted in SSD, Storage | Tagged , , , , , | 1 Comment

It’s what you do with the memory that counts. Case in point: the TI Stellaris M4F microcontrollers

NAND Flash wear leveling is an established error- and fault-management technique in SSDs, but Texas Instruments is touting on-chip Flash and EEPROM durability in a low-cost microcontroller: the TI Stellaris M4F series based on the ARM Cortex-M4F microprocessor core. There’s … Continue reading

Posted in ARM | Tagged , , , , | Leave a comment

How ya gonna’ control that DDR4 SDRAM next year? The 28nm answer.

Cadence has just completed testing of its DDR4 SDRAM controller and PHY in two of the TSMC 28nm process technologies: 28HPM and 28HP. The DDR4 PHY exceeds the data rates needed to operate DDR-2400 SDRAMs and it is interoperable with … Continue reading

Posted in DDR, DDR3, DDR4, DRAM, LPDDR2, SDRAM | Tagged , , , , , , , | Leave a comment