Save the date: JEDEC DDR4 Workshop, Santa Clara, CA. October 30-31

JEDEC is sponsoring a 2-day DDR4 workshop that should interest anyone planning on using DDR4 SDRAM in next-generation designs.

Day 1:

  • DDR4 vs DDR3: Comparison Matrix
  • Why migrate to DDR4
  • Power-on, initialization, and training
  • Read/Write and refresh operation review

Day 2:

  • Manufacturability and reliability issues
  • DDR4 power-saving features, modes, and techniques
  • DDR4 3D arrays
  • DDR4 module outlook

The event takes place on October 30-31 at the Santa Clara Marriott in the center of Silicon Valley. Click here for more details.

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at
This entry was posted in DDR4, DRAM, SDRAM and tagged , . Bookmark the permalink.

Leave a Reply

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s