DFI 3.1 spec adds DDR4 and LPDDR3 coverage for speed and low-power benefits

Earlier this month, JEDEC published the LPDDR3 specification for the next generation of low-power SDRAM that will be used in mobile devices such as smartphones, tablets, ultra-thin notebooks and similar connected devices on the newest, high-speed 4G networks. The LPDDR3 supports memory transfer rates of 6.4Gbits/sec—12.8Gbits/sec for a dual-channel configuration—and the DDR4 spec support memory transfer rates of 3.2Gbits/sec per pin. Now, the DDR PHY Interface (DFI) Group has announced a revision of the DFI specification (version 3.1) that adds LPDDR3 and DDR4 capabilities to the existing specification. The DFI spec defines a standard interface between DDR memory controllers and the PHYs that communicate directly with the associated SDRAM chips.

Coincident with the DFI announcement, Cadence has announced DDR controller and DDR PHY design IP and verification IP that conforms to the DFI and JEDEC specifications.

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at http://eda360insider.wordpress.com/)
This entry was posted in DDR, DDR4, DFI, JEDEC, LPDDR3 and tagged , , , , . Bookmark the permalink.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s