A detailed look at the IP components of an SSD controller chip by Dr. Eric Esteve

IPNEST blogger and analyst Dr. Eric Esteve has just published a detailed look at many of the IP components needed to design a high-performance SSD controller chip including a NAND Flash controller and high-speed PHY interface for NAND Flash devices. These IP types pave the way for the emerging NVMe interface specification, which Esteve expects to be used in data centers to support cloud computing and in mobile products such as PCs and tablets.

His article on the SemiWiki site is here.

About sleibson2

EDA360 Evangelist and Marketing Director at Cadence Design Systems (blog at http://eda360insider.wordpress.com/)
This entry was posted in Flash, NAND, NVMe, ONFI and tagged , , , , , , , . Bookmark the permalink.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s